2 Commits

Author	SHA1	Message	Date
Pierre Pronchery	ff4831157d	Also generate VHDL in the "verilog" test	2017-04-30 03:41:43 +02:00
Pierre Pronchery	ef47cb482f	Add a test for Verilog support	2017-04-30 02:56:45 +02:00