configure/tests/verilog/project.conf

16 lines
175 B
Plaintext

targets=top.vhdl,top.vvp,top.fpga
[top.fpga]
type=object
vflags=-tfpga
sources=top.v
[top.vhdl]
type=object
vflags=-tvhdl
sources=top.v
[top.vvp]
type=object
sources=top.v