configure/tests/verilog/project.conf

11 lines
114 B
Plaintext

targets=top.vvp,top.fpga
[top.fpga]
type=object
vflags=-tfpga
sources=top.v
[top.vvp]
type=object
sources=top.v