Add a test for Verilog support
This commit is contained in:
parent
840034ec0a
commit
ef47cb482f
@ -1,5 +1,5 @@
|
||||
targets=clint.log,shlint.log,tests.log,xmllint.log
|
||||
dist=Makefile,tests.sh,binary/project.conf,binary/Makefile.Darwin,binary/Makefile.DeforaOS,binary/Makefile.NetBSD,binary/Makefile.Windows,include/project.conf,include/Makefile.NetBSD,library/project.conf,library/Makefile.Darwin,library/Makefile.Linux,library/Makefile.NetBSD,library/Makefile.Windows,libtool/project.conf,libtool/Makefile.Darwin,libtool/Makefile.Linux,libtool/Makefile.NetBSD,libtool/Makefile.Windows,object/project.conf,object/Makefile.NetBSD,package/project.conf,package/Makefile.NetBSD,plugin/project.conf,plugin/Makefile.Darwin,plugin/Makefile.NetBSD,script/project.conf,script/Makefile.NetBSD
|
||||
dist=Makefile,tests.sh,binary/project.conf,binary/Makefile.Darwin,binary/Makefile.DeforaOS,binary/Makefile.NetBSD,binary/Makefile.Windows,include/project.conf,include/Makefile.NetBSD,library/project.conf,library/Makefile.Darwin,library/Makefile.Linux,library/Makefile.NetBSD,library/Makefile.Windows,libtool/project.conf,libtool/Makefile.Darwin,libtool/Makefile.Linux,libtool/Makefile.NetBSD,libtool/Makefile.Windows,object/project.conf,object/Makefile.NetBSD,package/project.conf,package/Makefile.NetBSD,plugin/project.conf,plugin/Makefile.Darwin,plugin/Makefile.NetBSD,script/project.conf,script/Makefile.NetBSD,verilog/Makefile.NetBSD
|
||||
|
||||
[clint.log]
|
||||
type=script
|
||||
@ -14,7 +14,7 @@ depends=../doc/scripts/shlint.sh
|
||||
[tests.log]
|
||||
type=script
|
||||
script=./tests.sh
|
||||
depends=$(OBJDIR)../src/configure$(EXEEXT),binary/project.conf,binary/Makefile.Darwin,binary/Makefile.NetBSD,binary/Makefile.Windows,include/project.conf,include/Makefile.NetBSD,library/project.conf,library/Makefile.Darwin,library/Makefile.Linux,library/Makefile.NetBSD,library/Makefile.Windows,libtool/project.conf,libtool/Makefile.Darwin,libtool/Makefile.Linux,libtool/Makefile.NetBSD,libtool/Makefile.Windows,object/project.conf,object/Makefile.NetBSD,package/project.conf,package/Makefile.NetBSD,plugin/Makefile.Darwin,plugin/Makefile.NetBSD,script/project.conf,script/Makefile.NetBSD,tests.sh
|
||||
depends=$(OBJDIR)../src/configure$(EXEEXT),binary/project.conf,binary/Makefile.Darwin,binary/Makefile.NetBSD,binary/Makefile.Windows,include/project.conf,include/Makefile.NetBSD,library/project.conf,library/Makefile.Darwin,library/Makefile.Linux,library/Makefile.NetBSD,library/Makefile.Windows,libtool/project.conf,libtool/Makefile.Darwin,libtool/Makefile.Linux,libtool/Makefile.NetBSD,libtool/Makefile.Windows,object/project.conf,object/Makefile.NetBSD,package/project.conf,package/Makefile.NetBSD,plugin/Makefile.Darwin,plugin/Makefile.NetBSD,script/project.conf,script/Makefile.NetBSD,,verilog/project.conf,verilog/Makefile.NetBSD,tests.sh
|
||||
|
||||
[xmllint.log]
|
||||
type=script
|
||||
|
@ -86,6 +86,7 @@ _tests()
|
||||
_test "NetBSD" "package" || ret=2
|
||||
_test "NetBSD" "plugin" || ret=2
|
||||
_test "NetBSD" "script" || ret=2
|
||||
_test "NetBSD" "verilog" || ret=2
|
||||
_test "Windows" "binary" || ret=2
|
||||
_test "Windows" "library" || ret=2
|
||||
_test "Windows" "libtool" || ret=2
|
||||
|
38
tests/verilog/Makefile.NetBSD
Normal file
38
tests/verilog/Makefile.NetBSD
Normal file
@ -0,0 +1,38 @@
|
||||
TARGETS = $(OBJDIR)top.vvp $(OBJDIR)top.fpga
|
||||
OBJDIR =
|
||||
PREFIX = /usr/local
|
||||
DESTDIR =
|
||||
BINDIR = $(PREFIX)/bin
|
||||
SBINDIR = $(PREFIX)/sbin
|
||||
EXEEXT =
|
||||
RM = rm -f
|
||||
LN = ln -f
|
||||
MKDIR = mkdir -m 0755 -p
|
||||
INSTALL = install
|
||||
|
||||
|
||||
all: $(TARGETS)
|
||||
|
||||
top.vvp_OBJS = $(OBJDIR)top.vvp
|
||||
top.vvp_VFLAGS = $(VFLAGSF) $(VFLAGS)
|
||||
|
||||
top.fpga_OBJS = $(OBJDIR)top.fpga
|
||||
top.fpga_VFLAGS = $(VFLAGSF) $(VFLAGS) -tfpga
|
||||
|
||||
$(OBJDIR)top.vvp: top.v
|
||||
$(VERILOG) $(top.vvp_VFLAGS) -o $(OBJDIR)top.vvp top.v
|
||||
|
||||
$(OBJDIR)top.fpga: top.v
|
||||
$(VERILOG) $(top.fpga_VFLAGS) -o $(OBJDIR)top.fpga top.v
|
||||
|
||||
clean:
|
||||
$(RM) -- $(top.vvp_OBJS) $(top.fpga_OBJS)
|
||||
|
||||
distclean: clean
|
||||
$(RM) -- $(TARGETS)
|
||||
|
||||
install: $(TARGETS)
|
||||
|
||||
uninstall:
|
||||
|
||||
.PHONY: all clean distclean install uninstall
|
10
tests/verilog/project.conf
Normal file
10
tests/verilog/project.conf
Normal file
@ -0,0 +1,10 @@
|
||||
targets=top.vvp,top.fpga
|
||||
|
||||
[top.fpga]
|
||||
type=object
|
||||
vflags=-tfpga
|
||||
sources=top.v
|
||||
|
||||
[top.vvp]
|
||||
type=object
|
||||
sources=top.v
|
Loading…
Reference in New Issue
Block a user